資料介紹
Today’s class of high-performance FPGAs, such as the Altera? Stratix? III device, provide design engineers with a hardware platform that is capable of addressing the computational requirements needed to implement many
next-generation wireless and video algorithms. Although these devices provide dedicated hardware to implement the
basic building blocks of digital signal processing (DSP) algorithms such as multiply-accumulate (MAC), designers
still must meet the challenges of rapidly taking an algorithm from concept to implementation in the register transfer
level (RTL).
Historically, the design flow consisted of modeling the algorithm functionality in a high-level language such as C++
and then hand-coding it in RTL. This manual method of RTL creation is not only time consuming and error prone, but
often is highly sensitive to back-end routing delay problems. Catapult high-level C++ synthesis has been used to
build ASIC hardware sub-systems such as extremely complex and compute-intensive applications found in wireless,
video, and image processing. Combining Catapult’s ASIC capabilities with Altera Accelerated Libraries provides
designers with a rapid path from algorithms modeled in ANSI C++ to optimized RTL running in FPGA hardware.
Furthermore, this design flow allows designers to directly target the FPGA DSP blocks from C++, easily solving back-end timing problems using high-level synthesis constraints.
next-generation wireless and video algorithms. Although these devices provide dedicated hardware to implement the
basic building blocks of digital signal processing (DSP) algorithms such as multiply-accumulate (MAC), designers
still must meet the challenges of rapidly taking an algorithm from concept to implementation in the register transfer
level (RTL).
Historically, the design flow consisted of modeling the algorithm functionality in a high-level language such as C++
and then hand-coding it in RTL. This manual method of RTL creation is not only time consuming and error prone, but
often is highly sensitive to back-end routing delay problems. Catapult high-level C++ synthesis has been used to
build ASIC hardware sub-systems such as extremely complex and compute-intensive applications found in wireless,
video, and image processing. Combining Catapult’s ASIC capabilities with Altera Accelerated Libraries provides
designers with a rapid path from algorithms modeled in ANSI C++ to optimized RTL running in FPGA hardware.
Furthermore, this design flow allows designers to directly target the FPGA DSP blocks from C++, easily solving back-end timing problems using high-level synthesis constraints.
下載該資料的人也在下載
下載該資料的人還在閱讀
更多 >
- High-performance Embedded Workshop V.3補(bǔ)充文件(關(guān)于如何查看工具鏈版本)
- High-performance Embedded Workshop V.3補(bǔ)充文件(關(guān)于如何查看工具鏈版本) 0次下載
- High-performance Embedded Workshop V.4.08 用戶手冊(cè)
- High-performance Embedded Workshop HewTargetServer 用戶手冊(cè) Rev.8.00
- High-performance Embedded Workshop V.4.09 用戶手冊(cè) Rev.1.00
- DS31415 datesheet(high-performance timing IC) 25次下載
- A High-Performance Data-Path f
- PCM4222,pdf(High-Performance,
- PCM4220,pdf(High-Performance,
- High-performance DSP Implement
- High-performance RF design for
- Designing a High Performance S
- Designing a High Performance S
- High-Performance 16-Point Comp
- High Performance DSP Solutions
- Linux在車載HPC安全方面的工作原理 247次閱讀
- dsp是什么意思 dsp功放對(duì)音質(zhì)到底有沒(méi)有提升 1.5w次閱讀
- dsp芯片和arm芯片區(qū)別 dsp的應(yīng)用領(lǐng)域 4649次閱讀
- dsp是什么意思 dsp怎么調(diào)音質(zhì)最好 9434次閱讀
- DSP芯片的特點(diǎn)與分類 2185次閱讀
- SiamRPN:High Performance Visual Tracking with Siamese Region Proposal Network 孿生網(wǎng)絡(luò) 939次閱讀
- 使用AXI performance monitors(APM)測(cè)試MPSoC DDR訪問(wèn)帶寬 2261次閱讀
- 瑞芯微電子RV1108嵌入式芯片參數(shù)介紹 1.4w次閱讀
- FPGA會(huì)取代DSP嗎?FPGA與DSP區(qū)別介紹 3.6w次閱讀
- dsp28335如何入門:程序設(shè)計(jì)步驟 1.9w次閱讀
- DSP芯片主流廠商分析與常用芯片 8.4w次閱讀
- DSP芯片的特點(diǎn)與分類 1.1w次閱讀
- 基于EMIF接口的DSP控制系統(tǒng)設(shè)計(jì) 5799次閱讀
- 基于DSP的智能電源系統(tǒng)設(shè)計(jì) 5347次閱讀
- 基于DSP的網(wǎng)絡(luò)通信程序設(shè)計(jì) 2759次閱讀
下載排行
本周
- 1電子電路原理第七版PDF電子教材免費(fèi)下載
- 0.00 MB | 1489次下載 | 免費(fèi)
- 2單片機(jī)典型實(shí)例介紹
- 18.19 MB | 91次下載 | 1 積分
- 3S7-200PLC編程實(shí)例詳細(xì)資料
- 1.17 MB | 27次下載 | 1 積分
- 4筆記本電腦主板的元件識(shí)別和講解說(shuō)明
- 4.28 MB | 18次下載 | 4 積分
- 5開(kāi)關(guān)電源原理及各功能電路詳解
- 0.38 MB | 9次下載 | 免費(fèi)
- 6基于AT89C2051/4051單片機(jī)編程器的實(shí)驗(yàn)
- 0.11 MB | 4次下載 | 免費(fèi)
- 7基于單片機(jī)和 SG3525的程控開(kāi)關(guān)電源設(shè)計(jì)
- 0.23 MB | 3次下載 | 免費(fèi)
- 8基于單片機(jī)的紅外風(fēng)扇遙控
- 0.23 MB | 3次下載 | 免費(fèi)
本月
- 1OrCAD10.5下載OrCAD10.5中文版軟件
- 0.00 MB | 234313次下載 | 免費(fèi)
- 2PADS 9.0 2009最新版 -下載
- 0.00 MB | 66304次下載 | 免費(fèi)
- 3protel99下載protel99軟件下載(中文版)
- 0.00 MB | 51209次下載 | 免費(fèi)
- 4LabView 8.0 專業(yè)版下載 (3CD完整版)
- 0.00 MB | 51043次下載 | 免費(fèi)
- 5555集成電路應(yīng)用800例(新編版)
- 0.00 MB | 33562次下載 | 免費(fèi)
- 6接口電路圖大全
- 未知 | 30319次下載 | 免費(fèi)
- 7Multisim 10下載Multisim 10 中文版
- 0.00 MB | 28588次下載 | 免費(fèi)
- 8開(kāi)關(guān)電源設(shè)計(jì)實(shí)例指南
- 未知 | 21539次下載 | 免費(fèi)
總榜
- 1matlab軟件下載入口
- 未知 | 935053次下載 | 免費(fèi)
- 2protel99se軟件下載(可英文版轉(zhuǎn)中文版)
- 78.1 MB | 537791次下載 | 免費(fèi)
- 3MATLAB 7.1 下載 (含軟件介紹)
- 未知 | 420026次下載 | 免費(fèi)
- 4OrCAD10.5下載OrCAD10.5中文版軟件
- 0.00 MB | 234313次下載 | 免費(fèi)
- 5Altium DXP2002下載入口
- 未知 | 233045次下載 | 免費(fèi)
- 6電路仿真軟件multisim 10.0免費(fèi)下載
- 340992 | 191183次下載 | 免費(fèi)
- 7十天學(xué)會(huì)AVR單片機(jī)與C語(yǔ)言視頻教程 下載
- 158M | 183277次下載 | 免費(fèi)
- 8proe5.0野火版下載(中文版免費(fèi)下載)
- 未知 | 138039次下載 | 免費(fèi)
評(píng)論
查看更多