Design Recipes for FPGAs

This book is designed to be a desktop reference for engineers, students
and researchers who use Field Programmable Gate Arrays
(FPGA) as their hardware platform of choice. This book has been
produced in the spirit of the ‘numerical recipe’ series of books for
various programing languages – where the intention is not to teach
the language per se, but rather the philosophy and techniques
required, making your application work. The rationale of this book
is similar in that the intention is to provide the methods and understanding
to make the reader able to develop practical, operational
VHDL that will run correctly on FPGAs.
It is important to stress that his book is not designed as a language
reference manual for VHDL. There are plenty of those
available and I have referenced them throughout the text. This
book is intended as a reference for design with VHDL and can be
seen as complementary to a conventional VHDL textbook.
Contents
Acknowledgements xvii
Preface xix
List of Figures xxi
Part 1 Overview 1
Chapter 1 Introduction 3
Why FPGAS? 3
Chapter 2 An FPGA Primer 5
Introduction 5
FPGA evolution 5
Programmable logic devices 6
Field programmable gate arrays 6
FPGA design techniques 10
Design constraints using FPGAs 10
Summary 10
Chapter 3 A VHDL Primer: The Essentials 11
Introduction 11
Entity: model interface 12
Entity definition 12
Ports 13
Generics 13
Constants 14
Entity examples 14
Architecture: model behavior 14
Basic definition of an architecture 14
Architecture declaration section 15
Architecture statement section 15
Process: basic functional unit in VHDL 16
Basic variable types and operators 17
Constants 17
Signals 17
Variables 18
Boolean operators 18
Arithmetic operators 18
Comparison operators 19
Shifting functions 19
Concatenation 19
Decisions and loops 20
If-then-else 20
Case 21
For 21
While and loop 22
Exit 22
Next 22
Hierarchical design 23
Functions 23
Packages 23
Components 24
Procedures 25
Debugging models 26
Assertions 26
Basic data types 26
Basic types 26
Data type: BIT 26
Data type: Boolean 27
Data type: integer 27
Integer subtypes: natural 27
Integer subtypes: positive 27
Data type: character 27
Data type: real 28
Data type: time 28
Summary 28
Chapter 4 Design Automation and Testing for FPGAs 30
Simulation 30
Test benches 30
Test bench goals 30
Simple test bench: instantiating components 31
Adding stimuli 32
Libraries 33
Introduction 33
Using libraries 34
Std_logic libraries 35
Std_logic type definition 35
Synthesis 36
Design flow for synthesis 36
Synthesis issues 38
RTL design flow 38
Physical design flow 39
Place and route 40
Recursive cut 40
Timing analysis 40
Design pitfalls 40
VHDL issues for FPGA design 41
Initialization 41
Floating point numbers and operations 41
Summary 41
Part 2 Applications 43
Chapter 5 Images and High-Speed Processing 45
Introduction 45
The camera link interface 46
Hardware interface 46
Data rates 47
The Bayer pattern 47
Memory requirements 48
Getting started 49
Specifying the interfaces 51
Defining the top level design 51
System block definitions and interfaces 52
Overall system decomposition 52
Mouse and keyboard interfaces 52
Memory interface 53
The display interface: VGA 53
The cameralink interface 54
The PC interface 55
Summary 56
Chapter 6 Embedded Processors 57
Introduction 57
A simple embedded processor 57
Embedded processor architecture 57
Basic instructions 59
Fetch execute cycle 61
Embedded processor register allocation 62
A basic instruction set 62
Structural or behavioral? 65
Machine code instruction set 65
Structural elements of the microprocessor 66
Processor functions package 67
The PC 68
The IR 69
The Arithmetic and Logic Unit 71
The memory 72
Microcontroller: controller 74
Summary of a simple microprocessor 78
Soft core processors on an FPGA 78
Summary 79
Part 3 Designer’s Toolbox 81
Chapter 7 Serial Communications 83
Introduction 83
Manchester encoding and decoding 83
NRZ coding and decoding 87
NRZI coding and decoding 87
RS-232 89
Introduction 89
RS-232 baud rate generator 89
RS-232 receiver 90
Universal Serial Bus 93
Summary 96
Chapter 8 Digital Filters 97
Introduction 97
Converting S-domain to Z-domain 98
Implementing Z-domain functions in VHDL 100
Introduction 100
Gain block 100
Sum and difference 101
Division model 102
Unit delay model 104
Basic low pass filter model 105
FIR filters 108
IIR filters 109
Summary 109
Chapter 9 Secure Systems 110
Introduction to block ciphers 110
Feistel lattice structures 110
The Data Encryption Standard 113
Introduction 113
DES VHDL implementation 115
Validation of DES 121
Advanced Encryption Standard 121
Implementing AES in VHDL 126
Summary 139
Chapter 10 Memory 140
Introduction 140
Modeling memory in VHDL 141
Read Only Memory 141
Random Access Memory 143
Synchronous RAM 145
FLASH memory 147
Summary 149
Chapter 11 PS/2 Mouse Interface 150
Introduction 150
PS/2 mouse basics 150
PS/2 mouse commands 151
PS/2 mouse data packets 151
PS/2 operation modes 151
PS/2 mouse with wheel 152
Basic PS/2 mouse handler VHDL 152
Modified PS/2 mouse handler VHDL 153
Summary 155
Chapter 12 PS/2 Keyboard Interface 156
Introduction 156
PS/2 keyboard basics 156
PS/2 keyboard commands 157
PS/2 keyboard data packets 157
PS/2 keyboard operation modes 157
Basic PS/2 keyboard handler VHDL 157
Modified PS/2 keyboard handler VHDL 158
Summary 160
Chapter 13 A Simple VGA Interface 161
Introduction 161
Basic pixel timing 162
Image handling 162
VGA interface VHDL 162
Horizontal sync 164
Vertical sync 165
Horizontal and vertical blanking pulses 166
Calculating the correct pixel data 167
Summary 168
Part 4 Optimizing Designs 169
Chapter 14 Synthesis 171
Introduction 171
VHDL supported in RTL synthesis 172
Initial conditions 172
Concurrent edges 172
Numeric types 173
Wait statements 173
Assertions 174
Loops 174
Some interesting cases where synthesis may fail 174
What is being synthesized? 175
Overall design structure 175
Controller 175
Data path 177
Summary 178
Chapter 15 Behavioral Modeling in VHDL 179
Introduction 179
How to go from RTL to behavioral VHDL 179
Summary 183
Chapter 16 Design Optimization 184
Introduction 184
Techniques for logic optimization 184
Improving performance 186
Critical path analysis 187
Summary 188
Chapter 17 VHDL-AMS 189
Introduction 189
Introduction to VHDL-AMS 190
Analog pins: TERMINALS 191
Mixed-domain modeling 192
Analog variables: quantities 193
Simultaneous equations in VHDL-AMS 194
A VHDL-AMS example 194
A DC voltage source 194
Resistor 195
Differential equations in VHDL-AMS 196
Mixed-signal modeling with VHDL-AMS 197
A basic switch model 201
Basic VHDL-AMS comparator model 202
Multiple domain modeling 204
Summary 205
Chapter 18 Design Optimization Example: DES 207
Introduction 207
The DES 207
Moods 208
Initial design 208
Introduction 208
Overall structure 208
Data transformations 211
Key transformations 213
Initial synthesis 214
Optimizing the data path 215
Optimizing the key transformations 217
Final optimization 218
Results 219
Triple DES 219
Introduction 219
Minimum area: iterative 220
Minimum latency: pipelined 222
Comparing the approaches 223
Summary 224
Part 5 Fundamental Techniques 225
Chapter 19 Counters 227
Introduction 227
Basic binary counter 227
Synthesized simple binary counter 230
Shift register 233
The Johnson counter 234
BCD counter 236
Summary 237
Chapter 20 Latches, Flip-Flops and Registers 238
Introduction 238
Latches 238
Flip-flops 240
Registers 243
Summary 244
Chapter 21 Serial to Parallel & Parallel to Serial Conversion 245
Serial to Parallel Conversion 245
Parallel to Serial Conversion 246
Summary 247
Chapter 22 ALU Functions 248
Introduction 248
Logic functions 248
1-bit adder 251
Structural n-bit addition 252
Configurable n-bit addition 253
Twos complement 254
Summary 257
Chapter 23 Decoders and Multiplexers 258
Decoders 258
Multiplexers 260
Summary 262
Chapter 24 Finite State Machines in VHDL 263
Introduction 263
State transition diagrams 263
Implementing FSM in VHDL 264
Summary 265
Chapter 25 Fixed Point Arithmetic in VHDL 266
Introduction 266
Basic fixed point types 268
Fixed point functions 269
Fixed-point to std_logic_vector functions 269
Fixed point to real conversion 271
Testing the fixed point function 272
Summary 274
Chapter 26 Binary Multiplication 275
Introduction 275
Basic binary multiplication 275
VHDL unsigned multiplier 276
Synthesis of the multiplication function 279
‘Simple’ multiplication 280
Summary 282
Chapter 27 Bibliography 283
Introduction 283
Useful texts for VHDL 283
Digital Systems Design 283
Designers Guide to VHDL 283
VHDL: Analysis and Modeling of Digital Systems 284
VHDL for Logic Synthesis 284
Useful Texts for FPGAs 284
Design Warriors Guide to FPGAs 284
General Digital Design Books 284
Digital Design 284
Index 287